Oprogramowanie vhdl工作

筛选

我最近的搜索
筛选项:
预算
类型
项技能
语言
    工作状态
    3,700 oprogramowanie vhdl 搜到的工作,价格货币为 HKD

    6 Vhdl questions to solve

    $78 (Avg Bid)
    $78 平均报价
    1 个竞标

    Vhdl is needed

    $203 (Avg Bid)
    $203 平均报价
    5 个竞标

    VHDL, LTE,WiMAX,Bluetooth,RF,FPGA

    $156 / hr (Avg Bid)
    $156 / hr 平均报价
    3 个竞标

    I would like a VHDL code that reads 3 txt file and produces 3 txt file. The inputs text files produced by Matlab in binary. please see the attachment for the code I attempted to do but it not working, and text​ input files.

    $555 (Avg Bid)
    $555 平均报价
    12 个竞标

    ...with 32 bit instructions and 16 bit data, to be implemented using VHDL. In case of any doubts kindly contact to clarify requirements before making offers. Expectations: - seeking sincere and diligent freelancers. - good understanding and practical experience with digital design using VHDL. - use of Vivado Design Suite (Webpack 2017.4) - aligned and meaningfully

    $2321 (Avg Bid)
    $2321 平均报价
    12 个竞标

    Implement the Zen Protocol in the FPGA and update the Mining App

    $9534 (Avg Bid)
    $9534 平均报价
    3 个竞标

    using VHDL: It’s a simple game of ping pong but only one line using the LED lights. the light will go backward and forward, the player needs to click on control at the edge of last two LED to flip the direction of the LED lights, it will start slow and it will speed up as you play, and the seven segment display will display how many time you hit the

    $109 / hr (Avg Bid)
    $109 / hr 平均报价
    2 个竞标
    Diseño FPGAs en VHDL 2 天 left
    已验证

    Proyecto enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. Tiene que estar terminado para el día 17 de diciembre. Se adjunta toda la descripción de lo que hay que hacer, así como unas plantillas para las soluciones y algunos bancos de pruebas...

    $257 (Avg Bid)
    $257 平均报价
    1 个竞标

    vhdl de 1 board simple project idea

    $203 (Avg Bid)
    $203 平均报价
    2 个竞标
    VHDL questions 1 天 left

    I have some VHDL questions which I nedd to be solved .

    $140 (Avg Bid)
    $140 平均报价
    6 个竞标
    Trophy icon VHDL Design 1 天 left

    Concurso enfocado al diseño VHDL sobre FPGAS. Desarrollo de código y de bancos de pruebas, verificación del funcionamiento y resolución de algunas cuestiones. El concurso comienza hoy y termina en 7 días. Los participantes tienen una semana para avanzar todo lo que puedan. El participante ganador dispondrá de 10 días más para fin...

    $266 (Avg Bid)
    $266
    1 项参赛作品

    Its a small assignment. If you are an expert and have worked on it before. text me

    $1008 (Avg Bid)
    $1008 平均报价
    9 个竞标

    ...minimum resource filter bank in VHDL in the simplest possible way. It can be done on HDL designer or Simulink VIVADO Signal Generator. * Create a word file with short explanations how VHDL model works and add guidelines what algorithm was used to implement DFT. * Do a bit-true simulation in order to confirm that VHDL model works the same as the Simulink

    $1846 (Avg Bid)
    $1846 平均报价
    9 个竞标
    PLL in VHDL 3 小时 left
    已验证

    Add in our Design a PLL for variable clock speed

    $1352 (Avg Bid)
    $1352 平均报价
    12 个竞标

    The main aim of the project is to design and simulate a Blackjack game model using VHDL and demonstrate it using Alter Cyclone V SoC. The inputs are taken from the player using the switches and push buttons while the output is displayed on the 7-segment display of the FPGA.

    $2907 (Avg Bid)
    加精
    $2907 平均报价
    3 个竞标

    VHDL code for "64-Bit Radix-16 Booth Multiplier Based On Partial Product Array Height Reduction project"

    $1500 (Avg Bid)
    $1500 平均报价
    6 个竞标
    Wallace muliplier 8x8 已经结束 left

    Build a VHDL code for 8x8 Wallace multiplier

    $1188 (Avg Bid)
    $1188 平均报价
    12 个竞标

    I have VHDL file and there are errors in file execution

    $258 (Avg Bid)
    $258 平均报价
    5 个竞标

    Transfer the design of 32x32 bit combination Multiplier and an 8-bit Word Serial Multiplier( using Cadence simulation ) to Visio block diagram and make sure that signal and port are matched.

    $274 (Avg Bid)
    $274 平均报价
    3 个竞标
    Vhdl code modifications 已经结束 left

    Need a vhdl expert for Vhdl Code modification. Clock divider and counter design. Code needs to be run on an fpga. Thanks

    $172 (Avg Bid)
    $172 平均报价
    12 个竞标

    we need an alu of 256*8 memory ..for more information message me

    $246 (Avg Bid)
    $246 平均报价
    8 个竞标
    D Class Amp 已经结束 left

    Design of a D class amp. Digital Input to DAC from FPGA . VHDL files for Digital Input will be provides. Amplification part of the circuit to have a Mosfet setup. DAC and Mosfets have been selected. Full circuit simulation to be done in Tina software.

    $2063 (Avg Bid)
    $2063 平均报价
    11 个竞标

    I have a Circular iterative CORDIC using Fixed-Point​ Arithmetic. code that I would like to change to Dual Fixed Point code in VHDL/ Vivado

    $313 (Avg Bid)
    $313 平均报价
    1 个竞标
    ProjectDone 已经结束 left

    The project is over VHDL using Vivado software, and it contains five smaller parts. have a fun with FPGA and hardware language.

    $141 / hr (Avg Bid)
    $141 / hr 平均报价
    12 个竞标

    We are looking for an implementation of a FPGA SATA-to-SATA bridge. Design should be made in VHDL and be compatible to Xilinx Aritx-7 Series. The FPGA should receive SATA as a device (SATA device controller) and forward these information after processing to one or two SATA devices as SATA host (SATA host Controller).

    $26109 (Avg Bid)
    $26109 平均报价
    11 个竞标
    Digital To Analoge 已经结束 left

    We are a Australian based company in developmen...setup and amplified via Mosfets. Digital Data will be implemented on a Xilinx FPGA. Trapezoidal waveform needs to be written in VHDL so that circuit and Code simulation can be done in Tina software. An explanation of the VHDL code to be supplied so that code can be changed at any time in the future.

    $793 (Avg Bid)
    $793 平均报价
    2 个竞标

    Develope script in XILINX ISE FPGA using nexys 4 ddr card Language VHDL For calculator

    $344 (Avg Bid)
    $344 平均报价
    4 个竞标
    Update Miner for FPGA 已经结束 left

    Need to update VHDL and C-Code for change the communication from PCI-e to USB. The target is a Xilinx FPGA

    $4900 (Avg Bid)
    $4900 平均报价
    9 个竞标

    The project is described in the uploaded file, however one can alter the project as long as keeping the equipments and the goal of the project intact

    $1078 (Avg Bid)
    $1078 平均报价
    7 个竞标

    Hello i have a code of piano synthesizer using VHDL (vivado) and i want to understand it and fix it ... can you help me ?

    $94 / hr (Avg Bid)
    $94 / hr 平均报价
    1 个竞标

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.‎ • The application of appropriate design methods to the VHDL design.‎ • The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.‎ • Ability to implement your design solution on a commercially available digital Computer

    $430 (Avg Bid)
    $430 平均报价
    7 个竞标

    ...already have this you can modify that but I need the code running on FPGA board after I download it to it. Description: You have to create the VHDL model for the 4-bit multiplier. You must also synthesize the VHDL model, download to FPGA and test your multiplier on the FPGA board. Use a push button on the DE10-Lite FPGA to provide the clk input to the

    $320 (Avg Bid)
    $320 平均报价
    12 个竞标

    hello, I have this project where I need to read from files and print the output in one file. I provided a very similar code , that can be modify and Matlab code to generate input files.

    $594 (Avg Bid)
    $594 平均报价
    4 个竞标

    To stimulate a project-based evaluation approach using VHDL and write a report. More information is contained in the file. Projects need to be written in VHDL and run a simulation for the program using a board. I will need the VHDL code and simulation for the timing diagram.

    $305 (Avg Bid)
    $305 平均报价
    3 个竞标
    AXI FULL FIFO debug 已经结束 left

    I created this project and fini...created this project and finished the entire code ,but for some reason it is not giving me the correct outputs.I would like help to fix the issue by editing my code. using VHDL in vivado I was able to create successful circular cordic. but when I made my AXI full and run it in SDK, it did not give me the right answer

    $227 (Avg Bid)
    $227 平均报价
    7 个竞标

    A task compromising of Counter, clock divider, clock enable (CE), and seven-segment display using VHDL and Xinlinx Vivado. Further details will be provided. Deadline 3 days.

    $250 (Avg Bid)
    $250 平均报价
    2 个竞标

    ...ability to extract and critically evaluate data for an unfamiliar digital design problem.  The application of appropriate design methods to the VHDL design.  The selection appropriate analysis tools, VHDL model abstraction levels and simulation test vectors.  Ability to implement your design solution on a commercially available digital Computer Aided

    $664 (Avg Bid)
    $664 平均报价
    4 个竞标

    am a master student, studying embbeded microelectronic and wireless systems, i need a vhdl code for dual_4_1 multiplexer, for structure, behaviour and dataflow if possiblr. thank you

    $156 (Avg Bid)
    $156 平均报价
    15 个竞标
    Yet another blinking core 已经结束 left

    This is a vhdl and C++ project. requires knowledge of both VHDL and C++

    $156 / hr (Avg Bid)
    $156 / hr 平均报价
    14 个竞标

    Poszukuję solidnej osoby, z doświadczeniem w tworzeniu stron www na bazie oprogramowania ProPhoto. Chodzi o instalacje zakupi...fotograficznej z jego komponentów (szablon Morgan) - według moich wskazówek. Zależy mi na szybkim czasie realizacji. Nie chcę aby ktoś tworzył stronę od podstaw- chcę wykorzystać oprogramowanie które zakupiłam :)

    $445 (Avg Bid)
    $445 平均报价
    2 个竞标
    VHDL expert needed -- 2 已经结束 left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do. Due in 36 hours

    $195 (Avg Bid)
    $195 平均报价
    3 个竞标
    VHDL expert needed 已经结束 left

    Expert on VHDL needed to integrate custome VHDL system in Vivado. He is also expected to create a custome SDK app that can handle this custom peripheral. Please bid if you can do

    $195 (Avg Bid)
    $195 平均报价
    4 个竞标
    Project for Loi L. 已经结束 left

    ...- language : VHDL - IDE : Quartus Prime Lite Edition - Simulations with ModelSim - mini-project : 0) implement a 1680x1050-60Hz mode VGA controller (operating @ 143Hz pixel clock via PLL) 1) store 280x280 8byte/pixel image to on-chip memory (M9k blocks) 2) read image from on-chip memory (using Altera/Intel's RAM-1Port vhdl IP) 3) output

    $391 / hr (Avg Bid)
    $391 / hr 平均报价
    1 个竞标

    i have attached the document below. And i need this on 21st of october.

    $938 (Avg Bid)
    $938 平均报价
    7 个竞标

    ...have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. Complete hardware and many of the software blocks in VHDL are already built by our team. The requirement is urgent. Entire work to be completed in 2 - 3 weeks. Any freelancer with experience in integrating system level codes in VHDL, basics of digital

    $7027 (Avg Bid)
    本地
    $7027 平均报价
    11 个竞标

    Need an expert in xilinx vivado Projects are based on digital systems on topics such as Multiplexers Flip flops registers Counters Clock dividers Please contact for project instructions and further details

    $1047 (Avg Bid)
    $1047 平均报价
    9 个竞标

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog ...: 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $633 (Avg Bid)
    $633 平均报价
    5 个竞标

    I would like to discuss with freelancers having strong expertise in programming languages like VHDL, Verilog, Matlab, embedded C Please reach out to me. Engineering B.Tech. is must

    $125 / hr (Avg Bid)
    $125 / hr 平均报价
    30 个竞标

    Any encryption code (AES/RSA) written in VHDL/Verilog in Quartus II for fpga board stratix IV. Please contact for more details.

    $258 (Avg Bid)
    $258 平均报价
    3 个竞标

    risc processor design and test, more detail I will provide on chat

    $844 (Avg Bid)
    $844 平均报价
    16 个竞标