Project vlsi design jobs

筛选

我最近的搜索
筛选:
预算
键入
项技能
语言
    工作状态
    311 project vlsi design 找到的工作,价格在 HKD

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $2167 (Avg Bid)
    $2167 平均报价
    3 竞标

    Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate

    $1208 (Avg Bid)
    $1208 平均报价
    1 竞标

    RISC-V CPU chip high performance low power -- run EDA tools to generate GDSII synthesis and place and route

    $290 / hr (Avg Bid)
    $290 / hr 平均报价
    14 竞标

    Our project relates to vs1005 (All in one audio player on a chip) [login to view URL] by [login to view URL] in combination with the developer board. Programs are written using VLSI Solution's Integrated Development Environment VSIDE [login to view URL] We are coding a VS1005 and want to use a stepper motor

    $996 (Avg Bid)
    $996 平均报价
    4 竞标

    An existing algorithm is available, apply it and get the results. Then make minor changes in it for improvement and get the results

    $492 (Avg Bid)
    $492 平均报价
    5 竞标

    ...Engineering and Educational Project provider for Diploma, Engineering (Under Graduate, Post graduates) and Research Scholars. SD Pro was established in the year 2013 for Project Development, Course Designing, Training, and placement guidance, based at South India. SD Pro providers Training and Projects in Embedded systems, VLSI, Matlab, Power systems, Power

    $2298 (Avg Bid)
    $2298 平均报价
    4 竞标

    Please find the document in the attachments. Solve the problems step by step with the given data/parameters and please mention all the steps clearly and specify the units for each and every step correctly and make sure the calculation is perfect. For the first question please draw the circuit diagram on a paper and attach it with the solutions and please make sure all the solutions are in WORD doc...

    $690 (Avg Bid)
    $690 平均报价
    5 竞标

    Based on my current design of CDS active pixel, I'd like to have it extended in order to make an implementation of CMOS Image Sensors of array 512x512 at least. You need to make a proof of concept and make simulations of it. We'll use Cadence Virtuoso 6.17

    $1733 (Avg Bid)
    $1733 平均报价
    6 竞标

    ...data. [login to view URL] If you want to be sure and on the right page to proceed with this project, you can do a sample of 3 colleges - NIT, IIT and any local college and ping me for a check so we can ensure that you are on the right track. • Go to the website of the mentioned

    $1012 (Avg Bid)
    $1012 平均报价
    46 竞标

    We are looking for an experienced Freelancer trainer who can train on VLSI in Bangalore. The curriculum will be provided by the company for the same.

    $6023 (Avg Bid)
    $6023 平均报价
    11 竞标

    Hello, I have made a SAR 8 bits binairy coded ADC using method of 2 steps Successive Approximation, but it is a bit buggy. I need very experienced engineer in this field, otherwise it would just be loosing time. The simulation must be done in Cadence Virtuoso 6.x Thanks !

    $314 (Avg Bid)
    $314 平均报价
    2 竞标

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $1529 (Avg Bid)
    $1529 平均报价
    4 竞标

    ...tracking device for a specific application. I am seeking a solution that is an android and IOS application that is designed to track and locate a sensor (IOT, GPS, RF or other VLSI) technology that is embedded within a projectile that is no larger than 1.68-inches (42.7mm) in width, height and length. The IOS and Android applications should be able to

    $2494 (Avg Bid)
    保密协议
    $2494 平均报价
    20 竞标

    I want to parse a log file and use regexp to filter some patterns and put them in output log file. I have the script. 1- put the -p and -ig inside text files and feed it to code. like this: [login to view URL] -i [login to view URL] -o [login to view URL] -p [login to view URL] -ig [login to view URL] [login to view URL] is: warning| info [login to view URL] is: error| error: 2- in the [login to...

    $847 (Avg Bid)
    $847 平均报价
    5 竞标

    Design and optimization of low power VLSI circuits for Leakage power reduction using Clock Gating with GSA

    $1443 (Avg Bid)
    $1443 平均报价
    7 竞标

    Project description is under: [login to view URL] Will provide a good reference as well.

    $282 (Avg Bid)
    $282 平均报价
    5 竞标

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $267 (Avg Bid)
    $267 平均报价
    5 竞标

    Sequential Circuit Design Look at the project description, zip files have the actual images. Also attached a reference.

    $118 - $196 / hr
    $118 - $196 / hr
    0 竞标

    I need help in VLSI coding language, micro controller , C++ and C

    $3317 (Avg Bid)
    $3317 平均报价
    8 竞标

    Vlsi project on excel

    $180 (Avg Bid)
    $180 平均报价
    4 竞标

    Sketch a transis...widths to achieve ratio of 1(i.e. equal rising and falling resistances) 2- Use Magic VLSI layout tool to Design your layout of the sized design then use irsim to simulate your design (all combinations of input A,B,C). The report should include the following.  Design document  Testing results  Source code and layout

    $306 (Avg Bid)
    $306 平均报价
    5 竞标

    everything is clear in the PDF .................................................................................................................................................................................regards

    $392 (Avg Bid)
    $392 平均报价
    1 竞标

    i need 3 to 4 papers review for the paper with brief explanation which is related to VLSI electronics

    $1270 (Avg Bid)
    $1270 平均报价
    2 竞标
    $1349 平均报价
    5 竞标

    Build a basic building block of the Carry-Skip adder and test it for functionality in LTSpice. Description is in: [login to view URL] Reference: [login to view URL]

    $220 (Avg Bid)
    $220 平均报价
    9 竞标

    Aim is to design a successive approximation register based analog to digital converter using cadence tool (any vlsi back end tool)

    $7484 (Avg Bid)
    $7484 平均报价
    8 竞标

    ... SBL TECHNOLOGIES is a proven semiconductor and embedded design house in India, with deep focus and network in Indian Defence and production agencies. Setup by an experienced team of engineers from the industry to carry-out research, design, development and manufacturing in the field of VLSI and Embedded systems. PCB services from the initial stage

    $274 (Avg Bid)
    $274 平均报价
    20 竞标

    VLSI developer expertise enhanced in optimization concepts are required

    $4015 (Avg Bid)
    $4015 平均报价
    7 竞标

    ...need a project suggestion for a masters project in VLSI testing and verification using Synopsis EDA tools for sequential circuits, because I have to submit a project proposal. Once a project suggestion seems acceptable, I will need help in finishing the project with desired outputs and compare the same with FPGA implementation. By bid for project...

    $4650 (Avg Bid)
    $4650 平均报价
    9 竞标

    I need some one has background about VLSI

    $706 (Avg Bid)
    $706 平均报价
    8 竞标

    I need help in my company project (more details will be share with shortlisted candidate) You have to be very good in MIPS assembly language RTL, verilog, and basics VLSI technology to be shortlist you have to solve one MIPS Asm. question (attached below) as soon as possible.

    $7615 (Avg Bid)
    $7615 平均报价
    5 竞标

    I am going to do my research so I need useful research ideas in electronics, electrical, IT domains and those who have research ideas in VLSI , Embedded systems, Finfet technology, Drones bid me.

    $510 (Avg Bid)
    $510 平均报价
    14 竞标

    Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections.

    $165 (Avg Bid)
    $165 平均报价
    6 竞标

    Looking for project topics in VLSI testing and verification using Synopsis EDA tools and TETRAMAX for sequential circuits. Once a topic has been selected, I would need help in finishing the project with desired outputs. Finally, I would also need an explanation of the functioning after completing the project.

    $3309 (Avg Bid)
    $3309 平均报价
    9 竞标

    Multiplier cell design with the application of 8X8 multiplier, related to VLSI design (very large scale integration). required : some report corrections in chapter 1 and 2 regarding the references and report writing. I have a attached a copy of the report and a paper specifying the corrections.

    $180 (Avg Bid)
    $180 平均报价
    4 竞标

    I need you to develop some software for me. I would like this software to be developed for Windows using Python. floor planning of vlsi module , I have to optimise it using Patrical swarm algorithm , need gui for it It requires 1. formation of model ,i.e placement of [login to view URL] with a big block 2. if there are 4 block within a big block then there

    $1451 (Avg Bid)
    $1451 平均报价
    4 竞标

    An efficient Glitch power reduction using sequential clock gating in VLSI circuits

    $1419 (Avg Bid)
    $1419 平均报价
    7 竞标

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $1365 (Avg Bid)
    $1365 平均报价
    2 竞标

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $235 - $1961
    $235 - $1961
    0 竞标

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $4352 (Avg Bid)
    $4352 平均报价
    5 竞标

    I need you to write a research article . About VLSI technologia

    $298 (Avg Bid)
    $298 平均报价
    9 竞标

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $1419 (Avg Bid)
    $1419 平均报价
    5 竞标

    c Integrated Circuit (ASIC) implementation of an N x N array multiplier. The ASIC will be fabricated in AMI 0.5 m CMOS technology available through MOSIS.

    $870 (Avg Bid)
    $870 平均报价
    1 竞标

    NxN array multiplier to be designed using cadence

    $235 - $1961
    $235 - $1961
    0 竞标

    A structural methodolgy for scan based design cells with efficient power dissipation methods

    $235 - $1961
    $235 - $1961
    0 竞标

    the tool required to be used is l-edit software

    $1733 (Avg Bid)
    $1733 平均报价
    4 竞标

    In this project numerically simulated Dual material Double gate MOSFETs structure through ATLAS device simulator. Analysis and comparative study of the electrical characteristics of DMDG MOSFETs with that of conventional SOI MOSFETs has been done. DMDG MOSFETs has become a important part of VLSI research. An analytical model is developed using ATLAS

    $72 - $180
    $72 - $180
    0 竞标

    An applied project may involve using tools such as Spice, Verilog/VHDL, etc. to demonstrate its success

    $3843 (Avg Bid)
    $3843 平均报价
    9 竞标

    ...are pleased to invite you to submit a proposal for hosting a One day / Two day on campus technical workshop in the field of Electronics / Electrical / Computer Science/ VLSI Design/ Embedded Systems to equip the student community with the emerging trends. [Removed by Freelancer.com Admin] Regards [login to view URL] Daniel Raj Senior Assistant Professor Dept

    $157 / hr (Avg Bid)
    $157 / hr 平均报价
    1 竞标

    FIND THE ATTACHED IEEE [login to view URL] REQUIREMENTS

    $667 (Avg Bid)
    $667 平均报价
    4 竞标