Uml vhdl工作

筛选

我最近的搜索
筛选项:
预算
类型
项技能
语言
    工作状态
    7,943 uml vhdl 搜到的工作,价格货币为 HKD

    Hi Bhargav V., I noticed you...? For example, 40-bit float-point number with 10-bit exponent and 30-bit mantissa. I Think you will need to use some kind of libraries like MFPR. I will test the data using VHDL design with simple operations like: addition , multiplication , subtraction division and Greater than >. Do you think you can help me with this?

    $392 (Avg Bid)
    $392 平均报价
    1 个竞标

    Implement a UDP communication protocol in VHDL to transmit and receive UDP packets. A linux based PC will send a UDP packet of arbitrary size over ethernet and zedboard FPGA should receive and do a logic operation on data and send back a packet of a different size back to the PC. Design also requires interfacing with the PHY chip on zedboard. Important

    $2190 (Avg Bid)
    $2190 平均报价
    4 个竞标

    I need somebody who's familiar with the Database Design can help me to draw UML, Sequence, Use Case diagrams for my project's case More details, please contact me, thank you

    $756 (Avg Bid)
    $756 平均报价
    13 个竞标

    Need to develop a very simple game using VHDL, to be run on an Altera DE1-SoC FPGA board. The game will use as external 4x4 keypad which will be connected to the board via one of the GPIO ports on the board. Also the game will use some 7-segment displays on the board to display some information regarding the game. The game itself is quite simple and

    $2779 (Avg Bid)
    $2779 平均报价
    5 个竞标

    Hi i will create a website , i need a conception UML before i begin in code anyone can help me to create a conception early !

    $2426 (Avg Bid)
    $2426 平均报价
    9 个竞标

    FPGA IMPLEMENTATION VHDL CODE USING ALGORITHMS OF GA, AND CONTROL UNIT SYSTEM

    $1248 (Avg Bid)
    $1248 平均报价
    4 个竞标

    ...database like MySQL. Wallymart is dependent on this being successful! Good luck! Deliverables: • Software code in Object oriented language (JAVA, C++, etc) • Documentation ◦ UML diagrams (show static and dynamic) ▪ Show at least 10+ classes ◦ Use cases (write a brief and a fully-dressed) ◦ code documentation ◦ architectural diagrams ◦ interaction/sequence

    $1609 (Avg Bid)
    $1609 平均报价
    8 个竞标
    UML design 15 小时 left

    I need help from UML expert ,

    $306 (Avg Bid)
    $306 平均报价
    8 个竞标

    ...that the problem description shall be independent of the technical solution (avoid programming concepts). Design: Describe the solution design with class diagram (according to UML and component diagram. Which classes does the programming contain and how do they work? Which relationships are there between the classes? How is the program divided into components

    $437 (Avg Bid)
    $437 平均报价
    3 个竞标

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design.

    $1279 (Avg Bid)
    $1279 平均报价
    10 个竞标

    Hi, We are looking for an eager software engineer, hungry of learning and playing with new technologies/languages and anxious about providing the best design and technical solution for each requirement. Key Responsibilities: • The individual will work closely with users, technical leads, project managers, and other cross-functional development teams to design and deliver software solutions...

    $63 / hr (Avg Bid)
    $63 / hr 平均报价
    6 个竞标

    Develop a command line program that takes a Project (Java Source) and outputs two UML Diagrams: - A Sequence Diagram for each jUnit Tests (Executed) in src/test/java. - A Single Class Diagram of all Classes of Participants in Sequence Diagrams - Class Diagram should be based on source in src/main/java. - Source and generate diagrams in JPG or PNG format

    $3901 (Avg Bid)
    $3901 平均报价
    18 个竞标

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    $1570 (Avg Bid)
    $1570 平均报价
    1 个竞标

    Hi, I have some uml diagrams to be made for example: sequence, component, deployment, class. The user stories and requirements will be given to shortlisted candidates. Must be able to finish it today itself. Will give details later.. Happy bidding. Thanks!

    $181 / hr (Avg Bid)
    $181 / hr 平均报价
    5 个竞标

    Hi, I have some uml diagrams to be made for example: sequence, component, deployment, class. The user stories and requirements will be given to shortlisted candidates. Must be able to finish it today itself. Will give details later.. Happy bidding. Thanks!

    $39 / hr (Avg Bid)
    $39 / hr 平均报价
    2 个竞标

    Hi, We are looking for an eager software engineer, hungry of learning and playing with new technologies/languages and anxious about providing the best design and technical solution for each requirement. Key Responsibilities: • The individual will work closely with users, technical leads, project managers, and other cross-functional development teams to design and deliver software solutions...

    $47 / hr (Avg Bid)
    $47 / hr 平均报价
    7 个竞标

    hey, I saw your work on the vhdl fm radio and I want to know if you're willing to send that same project.

    $1177 (Avg Bid)
    $1177 平均报价
    1 个竞标

    Hi, We are looking for an eager software engineer, hungry of learning and playing with new technologies/languages and anxious about providing the best design and technical solution for each requirement. Key Responsibilities: • The individual will work closely with users, technical leads, project managers, and other cross-functional development teams to design and deliver software solutions...

    $71 / hr (Avg Bid)
    $71 / hr 平均报价
    7 个竞标

    Need a vhdl project on mips pipelined processor

    $1036 (Avg Bid)
    $1036 平均报价
    12 个竞标

    Hi, We are looking for an eager software engineer, hungry of learning and playing with new technologies/languages and anxious about providing the best design and technical solution for each requirement. Key Responsibilities: • The individual will work closely with users, technical leads, project managers, and other cross-functional development teams to design and deliver software solutions...

    $47 / hr (Avg Bid)
    $47 / hr 平均报价
    18 个竞标

    We're looking for someone with experience is sending data from an FPGA to a PC via a FT601 chip (made by FTDI) and saving the data to a binary file on the PC side.

    $314 / hr (Avg Bid)
    $314 / hr 平均报价
    8 个竞标

    FPGA based VHDL code of control system device, the design should be handwritten, not generating code. The FPGA design must have the std logic data type of the inputs and the outputs and S-Fixed numbers of the entire control design

    $816 (Avg Bid)
    $816 平均报价
    7 个竞标

    Hello, i need to be a UML designed for a traffic flow prediction system based on machine learning. In this system the traffic of a road is observed using the VDS points and the upcoming traffic is predicted according to the recent flow and the weather conditions as well. I need a full UML design for this. Prediction algorithms are used: SVM, LSTM and

    $1146 (Avg Bid)
    $1146 平均报价
    15 个竞标

    The brightness measurement with help of PMODALS sensor ([登录来查看链接] one of the push buttons, the display should change between the display modes percent (0% -100%) and ADC value (0-255). I can send to you all necessary vhdl files for mc8051. Keywords: VHDL, C, SPI, mc8051, Basys3, FPGA, Ambient light sensor

    $1750 (Avg Bid)
    $1750 平均报价
    6 个竞标
    Project for Jin C. 已经结束 left

    Hi Jin, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    $1256 (Avg Bid)
    $1256 平均报价
    1 个竞标
    Project for Ahmed M. -- 2 已经结束 left

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    $1570 (Avg Bid)
    $1570 平均报价
    1 个竞标
    Project for Ahmed M. 已经结束 left

    Hi Ahmed, I noticed your work on VHDL/FPGA related projects from your bio. I was wondering if you would like to work on a small project that is based on a FIFO implementation of a FM radio in VHDL. A C++ version of the code is already written, as well as a FIFO and Divider helper files in VHDL. We can discuss any details over chat.

    $1256 (Avg Bid)
    $1256 平均报价
    1 个竞标
    SYSTEM ANALYSYS USING UML 已经结束 left

    I need Software engineer to write System Analysis report in 1.5 days 1. Requirements identification/gathering 2. Use-cases identification and building Use-Case Diagram 3. Developing Class Diagram 4. Developing Sequence Diagram

    $196 (Avg Bid)
    $196 平均报价
    9 个竞标
    Project for maryumakhter5 已经结束 left

    UML project we talked from messenger

    $863 (Avg Bid)
    $863 平均报价
    1 个竞标

    ...simple/minimal implementation using logic primitives (basic gates and flip flops). Secondly you are to produce a (more) fully capable design using VHDL. Both designs are to be verified by simulation. 6- The VHDL-based design should also be programmed into the FPGA on the development board and verified using the encoder hardware provided. More detailed specifications

    $3218 (Avg Bid)
    $3218 平均报价
    13 个竞标

    ...medium- large projects in environments using the below mentioned technologies: Knowledge or RUP or Agile programming processes and methodologies Experience with at least one UML design tool Usage of ITIL processes Exposure or ideally hands on development experience in any of Oracle DB, Java, html, WordPress Experience or ideally hands on experience

    $467888 (Avg Bid)
    本地
    $467888 平均报价
    4 个竞标

    Functions needed for students: - Student login - Keying in the Unique ID to enter Q & A - Student keying in answers - Checkbox for showing anonymity - Student Viewi...Questions as Important - Viewing archived questions and answers - Download the archived Q & A as PDF It will be helpful if he can create the database structure diagram and UML Diagram.

    $2270 (Avg Bid)
    $2270 平均报价
    62 个竞标
    design with Altera FPGA 已经结束 left

    I have a VHDL source for the Altera EP3C25F256C8 FPGA design. I like an expert to setup the timing and fitting parameters to give the design optimum performance. I use Quartus II software version 8.1

    $2214 (Avg Bid)
    $2214 平均报价
    7 个竞标

    The distance measurement with help of MB1010 ultrasonic distance sensor ( https://www.maxbotix.co...displays. Pressing a button on the board should switch between inches, meters and centimeters. I can send to you all necessary vhdl files for mc8051. Keywords: Basys3, FPGA, Ultrasonic distance sensor, UART, mc8051 IP Core, VHDL, C, Vivado, ModelSim

    $2135 (Avg Bid)
    $2135 平均报价
    2 个竞标
    Writing a Neo4j query 已经结束 left

    You will be provided with a UML diagram (see attached) as well as SQL query. The goal is to write the Neo4j equivalent of the given SQL query, that aims to answer the following question: Which Drugs are in a relationship with a Gene that is in a relationship with a Protein which has a relationship with another Protein where minimum positivity is 0

    $196 (Avg Bid)
    $196 平均报价
    8 个竞标
    Project for Loi L. 已经结束 left

    Hi Loi L., I noticed your previous work on the FIFO implementation of a FM Radio in VHDL. I was wondering if you would like to work on that same project. We can discuss any details over chat.

    $1177 (Avg Bid)
    $1177 平均报价
    1 个竞标

    The details of the design will be sent and discussed later. The freelancer needs to have proficient knowledge of VHDL and digital design. Only serious and professional freelancers needed

    $204 (Avg Bid)
    $204 平均报价
    4 个竞标
    PHP Laravel / Symfony 已经结束 left

    Hi there & Thank you. Looking for some nice coding. Create modules according to professional DFD/UML diagram docs. Best Regards

    $243 (Avg Bid)
    $243 平均报价
    18 个竞标
    NEED VHDL CODE 已经结束 left

    I NEED VLSI CODE VHDL-7-5-Reed-Solomon ENCODER AND DECODER I HAVE SOME CODE JUST NEED TO RUN AND EXPLAIN MAKING SOME CORRECTIONS

    $126 (Avg Bid)
    $126 平均报价
    4 个竞标

    The brightness measurement with help of PMODALS sensor ([登录来查看链接] )...buttons the display should change between the display modes percent (0% -100%) and ADC value (0-255). I can send to you all necessary vhdl files for mc8051. Keywords: Basys3, FPGA, Ambient light sensor, SPI, mc8051, VHDL, C, Vivado

    $1413 (Avg Bid)
    $1413 平均报价
    9 个竞标

    In this project, a simple VGA (Video Graphics Array) controller shall be implemented using an FPGA Basys3. The VGA controller should be able to display images with a resolution of 640X480 pixels. Furthermore, it should be possible to select between two different images, depending on the position of switch SW1. Document description of whole design including images explanation of Testbench with...

    $864 (Avg Bid)
    $864 平均报价
    2 个竞标

    Hi, we have project for creating simple RISC processor through vhdl/Verilog. If interested will give more information

    $78 / hr (Avg Bid)
    $78 / hr 平均报价
    1 个竞标

    VHDL/Verilog basic RISC Processor, will give more details if interested

    $55 / hr (Avg Bid)
    $55 / hr 平均报价
    1 个竞标

    I will provide a pdf file which contains the details regarding a game. You need to create a series of activity models for that game. Only bid if you are experien...will provide a pdf file which contains the details regarding a game. You need to create a series of activity models for that game. Only bid if you are experienced in designing UML diagrams.

    $215 (Avg Bid)
    $215 平均报价
    7 个竞标
    Project for Mingtian C. 已经结束 left

    Hi, I need SPI master design in vhdl. Here is the data sheet. What I need is the functionality to read and write to SPI flash that is in the attached datasheet. I will give you $100 for it if you can successfully complete the project.

    $785 (Avg Bid)
    $785 平均报价
    1 个竞标
    Dpcumentacion en UML 已经结束 left

    ...para ingeniería industrial. El proyecto consiste en un sistema de gestión para plantas de empaque de frutas cítricas y necesito expresar el contenido del sistema en lenguaje UML....

    $1193 (Avg Bid)
    $1193 平均报价
    8 个竞标
    VHDL & FPGA Design 已经结束 left

    Milestone 3: Digital Modulator, Error Block and Digital Demodulator Information often has to be transmitted from one location to another such that it is correctly received despite being sent through a noisy environment that could introduce errors. To achieve this a Digital Modulation Scheme can be used where specific modulation I & Q waveforms are then used to represent each of the four possib...

    $1209 (Avg Bid)
    $1209 平均报价
    4 个竞标

    I need a detailed video tutorial which includes the following material: - A tho...Generator" and 3. showing the results on the oscilloscope. The video tutorial should be at least 1 hour. All files and scripts should be shared. The project should be done in VHDL code. The whole procedure must be done in details and questions must be answered clearly.

    $1907 (Avg Bid)
    保密协议
    $1907 平均报价
    5 个竞标
    Project for Lucy M. 已经结束 left

    I need a design and report of 2000 words for College Student Information Management System which will include UML diagrams of use case , class diagram,sequence diagram and activity diagram. Another 1500 report which will be review/self reflection of first report. you will get extra time for second report.

    $518 (Avg Bid)
    $518 平均报价
    1 个竞标

    ...I noticed your profile and would like to offer you my project. I need a design and report of 2000 words for College Student Information Management System which will include UML diagrams of use case , class diagram,sequence diagram and activity diagram. Another 1500 report which will be review/self reflection of first report. you will get extra time

    $518 (Avg Bid)
    $518 平均报价
    1 个竞标