Verilog vhdl工作

筛选

我最近的搜索
筛选项:
预算
类型
技能
语言
    工作状态
    4,636 verilog vhdl 份搜到的工作,货币单位为 HKD

    I want to create programming routines to be recorded on an FPGA

    $258 / hr (Avg Bid)
    $258 / hr 平均报价
    9 个竞标

    I need to implement digital signature algorithm in Xilinx Vivado Design Suite using Verilog. Please find the attachment for complete details of project.

    $2344 (Avg Bid)
    $2344 平均报价
    1 个竞标

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    $250 (Avg Bid)
    $250 平均报价
    3 个竞标

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $117 / hr (Avg Bid)
    $117 / hr 平均报价
    1 个竞标

    Project to be done in VHDL, so I am looking for an expert. The objective is to create a testbench for one circuit, and simulate the a few operations including storing data in it as well as retrieving data from it. I can share more details in PM.

    $297 (Avg Bid)
    $297 平均报价
    6 个竞标
    servomotor in vhdl 5 天 left
    已验证

    separate project in 3rd part, first make the chdl codes according to the state machine as well as their test ban (Reception and emission), make a top entity etc...

    $211 (Avg Bid)
    $211 平均报价
    3 个竞标

    I am looking to hire an individual who really understand this subject. should be able to solve any problems related to this subject. communicate and be able to write good programming and simulation designs.

    $1133 (Avg Bid)
    $1133 平均报价
    15 个竞标

    Corrimiento de dígitos en display 7 segmentos: Este código tiene como objetivo mostrar y correr el número que se vaya escribiendo con el teclado matricial. Cada vez que se presione un número, éste deberá aparecer en el 1er display de la derecha, y el número que estaba en este 1er display se ubicará ahora en el 2do display y el que estaba en el 2do display se ubicará en el 3er display, de manera que el número que había en el 3er display se pierde. Este código deberá incluir la función de enter, que es cuando recibe un número mayor a 9 y en ese instante procederá a entregar el número que conforma el ángulo pero convertido en binario, con la restricción que el ...

    $313 (Avg Bid)
    $313 平均报价
    3 个竞标

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $391 (Avg Bid)
    $391 平均报价
    1 个竞标

    Hi Mohammed Ibrahim, I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $391 (Avg Bid)
    $391 平均报价
    1 个竞标

    I want to use accelerometer sensor on FPGA, in order to do that I need I2C protocol implementation in VHDL so I can continue my work on the project. I want the module to get the address of the sensor + bit for R/W , and the internal register address of the sensor, and get the data by reading, or write to the register.

    $2079 (Avg Bid)
    $2079 平均报价
    13 个竞标

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    $797 (Avg Bid)
    $797 平均报价
    5 个竞标
    FPGA, Quartus , VHDL 2 天 left
    已验证

    Using the fixed point arithmetic measure current according to the following circuit

    $276 (Avg Bid)
    $276 平均报价
    6 个竞标
    Urgent Small VHDL project 2 天 left
    已验证

    Hi there Urgently need small VHDL project to be done. Please apply ASAP if you can start it immediately after hiring Thanks

    $2360 (Avg Bid)
    $2360 平均报价
    5 个竞标

    Create a VHDL routine to water a plant using state machines and a specific board

    $266 / hr (Avg Bid)
    $266 / hr 平均报价
    10 个竞标
    32 bit MIPS Processor 1 天 left
    已验证

    Instruction Decoder and ALU Control In this lab, students are expected to implement an instruction decoder and an ALU control unit using VHDL in the Xilinx software. The purpose of the instruction decoder is to generate proper control signals based on the Opcode of an instruction fetched from the instruction memory. The purpose of the ALU control is to set the proper ALU control signal based on the Funct field of an instruction and the ALUOp signal from the instruction decoder.

    $1180 (Avg Bid)
    $1180 平均报价
    17 个竞标

    I need to design gradient descent optimizer on FPGA in verilog language and code should be synthesizable. entire design should be pipelined. Input and outputs should be in single precision floating point representation. loss or cost function is mean square error loss for 2D variables, minimise the above cost functions to achieve the optimised value. I have developed gradient descent optImizer on python , below attached file is code of it. I want same implementation in verilog

    $1125 (Avg Bid)
    $1125 平均报价
    6 个竞标

    Good knowledge of VHDL is required. Libero Soc and Microsemi will be used The simulator will be Aldec Active-HDL, linting with Aldec Alint Design of a basic control board, standard interfaces, no high speed interfaces, no transceivers. DO-254 DAL C, basic knowledge is a plus some math algorithm in fixed point will be implemented on the hardware for motor control Supervision of our expert designers, short daily meeting and 1h weekly with reports on activities and scheduling contract will be extended month by month (we have budget for 6 months).

    $250 / hr (Avg Bid)
    $250 / hr 平均报价
    5 个竞标

    1- Signal processing using ML on a computer (C Language) 2- using Single and dual ARM (C Language) 3-using FPGA Zedboard programmable logic (VHDL Language)

    $1555 (Avg Bid)
    $1555 平均报价
    12 个竞标
    Verilog Coding 已经结束 left

    My project includes working on a verilog code for a stair case encoder. Below is the image of the architecture of the encoder and for each seperate block, i need codes for it. A full description of the project will be given to you in the form of a research paper. If you know how to write codes in verilog, kindly contact me. We can discuss more about the project as I have already done a small part of it and need help for the rest of the blocks. Price is negotiable. Thank you.

    $783 (Avg Bid)
    $783 平均报价
    3 个竞标

    Verilog Vivado Software Basys3 Board

    $218 (Avg Bid)
    $218 平均报价
    2 个竞标
    Project for Athul B. 已经结束 left

    Hi! I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities negotiable payment!

    $78 (Avg Bid)
    $78 平均报价
    1 个竞标
    verilog programming 已经结束 left

    Hoy I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4 negotiable payment!

    $78 (Avg Bid)
    $78 平均报价
    1 个竞标

    I need in System Verilog this: A module that receives 16bits 1 bit for positive or negative number and 15 bits for number then the module is going to create the BCD for all the possibilities this is a project in SystemVerilog using Nexys4

    $39 / hr (Avg Bid)
    $39 / hr 平均报价
    1 个竞标
    Tic Tac Toe using verilog 已经结束 left

    I'm trying to solve 5*5 grid tic tac toe game using Verilog, i need help in developing the tic tac toe game for 5*5 grid

    $805 (Avg Bid)
    $805 平均报价
    3 个竞标

    i want code and report. I need plagiarism free report. software is quatrus

    $55 / hr (Avg Bid)
    $55 / hr 平均报价
    2 个竞标
    c, vhdl expert needed 已经结束 left

    i want code and report. I need plagiarism free report. software is quatrus

    $55 / hr (Avg Bid)
    $55 / hr 平均报价
    3 个竞标
    System Verilog code help 已经结束 left

    Hi developers. I am looking for quick help for System Verilog code help. Please apply if you are expert in Verilog. Thanks.

    $141 (Avg Bid)
    $141 平均报价
    9 个竞标

    I have a localparamter declared in my SystemVerilog like this (y is another Parameter) : localparam x = y ? 4 : 1 , Then I have a RTL port which is something like this (where z is another parameter): input logic [x-1:0][((z+1)*8-1):0] port1, But I want to use 'y' directly in this port1 instead of x. Can I somehow use 'y' instead of x to dynamically allocate the value of it. It should be able to compile/elaborate. Should be quick

    $219 (Avg Bid)
    $219 平均报价
    4 个竞标

    Besides the system consisting of the data buffer, you should also design a test bench to simulate the three external systems.

    $1063 (Avg Bid)
    $1063 平均报价
    16 个竞标

    A VHDL project about producing Moors code and converting it to ASCI code needs to be improved since it does not produce correct results.

    $1399 (Avg Bid)
    $1399 平均报价
    14 个竞标

    Verilog FPGA programming in Linux

    $242 (Avg Bid)
    $242 平均报价
    4 个竞标
    Project for Netra N. -- 2 已经结束 left

    Computer engineering freelancer project with Verilog.

    $625 (Avg Bid)
    $625 平均报价
    1 个竞标

    ASIC Acceleration for Graph Convolutional Neural Networks (GCNs) The task is to write a verilog code use that instantiates the GCN module. This verilog code check the correctness of the module with behavioral, post-synthesis, and post-Innovus Verilog netlists. Rest of the documents will be provided in the chat.

    $641 (Avg Bid)
    $641 平均报价
    5 个竞标
    verilog coding game -- 2 已经结束 left

    Make the RED square move and if its hits any of the sides, then the player loses the game. Add a graphic indicating the player lost. Add a points keeping system on the screen or FPGA

    $789 (Avg Bid)
    $789 平均报价
    8 个竞标
    verilog coding game 已经结束 left

    Make the RED square move and if its hits any of the sides, then the player loses the game. Add a graphic indicating the player lost. Add a points keeping system on the screen or FPGA

    $789 (Avg Bid)
    $789 平均报价
    12 个竞标

    Deadline is in 2 days Details will be trough the chat Please bid and I'll get back to u Thanks

    $203 (Avg Bid)
    $203 平均报价
    11 个竞标

    I need a 2 second counter on switch 0, switch 1, switch 2, switch 3, switch 4. If either of these switches are open it will give logic level 1 and will feed into an AND GATE. If switches open and closes with 2 seconds, it will not give logic level 1. Switch 5 will already be give logic level 1 to AND GATE when it is opened. When AND GATE output is high, it will turn on LED. I need to write this code in verily.

    $172 (Avg Bid)
    $172 平均报价
    7 个竞标
    VHDL and FPGA Expert 已经结束 left

    Need a VHDL and FPGA Systems expert 1. To create a modular system using VHDL. 2. To use simulation and test to verify the correctness of the design. 3. To demonstrate the milestones working on a target FPGA device. 4. To document the entire design process - recording the technical detail and justification of the work done. Detailed document will be provided on chat

    $1180 (Avg Bid)
    $1180 平均报价
    12 个竞标
    simulación Xilinx ISE 已经结束 left

    Implementar, simular FFT en entorno xilinx o alguna plataforma similar , bajo la plataforma Atlys Spartan-6. Simular e implementar FFT en dicha plataforma, desarrollar código VHDL y detallar minuciosamente paso a paso, tomar captures y realizar documento de word detallando cada paso la oferta es de 90 usdt. Se cuenta con la tarjeta en físico por lo cual se ofrece conexión remota, ante cualquier duda estoy abierto a conversar

    $1289 (Avg Bid)
    $1289 平均报价
    6 个竞标

    i have attached the specifics of the project. need to be finished by mid november

    $3743 (Avg Bid)
    $3743 平均报价
    29 个竞标
    VHDL Expert Required 已经结束 left

    VHDL Expert Required Now Urgently

    $180 (Avg Bid)
    $180 平均报价
    9 个竞标

    I have a single mips code that I would like to convert to a double

    $1328 (Avg Bid)
    $1328 平均报价
    10 个竞标

    I keep receiving errors in trying to communicate my fpga with my arduino via spi

    $1610 (Avg Bid)
    $1610 平均报价
    7 个竞标

    I want to design and implement a 6-bit division circuits for unsigned numbers using VHDL in the Xilinx software.

    $938 (Avg Bid)
    $938 平均报价
    14 个竞标

    I need a design on verilog hdl that implements double MIPS at the same time

    $266 (Avg Bid)
    $266 平均报价
    9 个竞标

    The detailed paper of the project is attached below. The skills required for the same are MATLAB, Xilinix, Verilog.

    $813 (Avg Bid)
    $813 平均报价
    6 个竞标

    Implementar, simular FFT en entorno aldec , bajo la plataforma Atlys Spartan-6. Simular e implementar FFT en dicha plataforma, desarrollar código VHDL y detallar minuciosamente paso a paso, tomar captures y realizar documento de word detallando cada paso la oferta es de 90 usdt. Se cuenta con la tarjeta en físico por lo cual se ofrece conexión remota

    $1282 (Avg Bid)
    $1282 平均报价
    5 个竞标
    Debuging verilog 已经结束 left

    Debuging verilog

    $469 (Avg Bid)
    $469 平均报价
    1 个竞标

    • Strong knowledge Design & Verification methodologies of either of these (Times/Untimed SW Models), RTL IP, VIPs, UVM Env. • Understanding of verification tools like Simulator, Synthesis etc. • Hands on experience on C/C++, System Verilog, UVM, SystemC, RTL • Understanding of some of the standard protocol interfaces like AMBA, Automotive, PCIe, USB etc. • Excellent written and verbal interpersonal skills • Self-motivated and great teammate

    $422 / hr (Avg Bid)
    $422 / hr 平均报价
    9 个竞标