Verilog vhdl工作

筛选

我最近的搜索
筛选项:
预算
类型
技能
语言
    工作状态
    3,243 verilog vhdl 搜到的工作,价格货币为 HKD

    Simulation of a Radix II multiplier in VHDL and simulation of circuit

    $89 (Avg Bid)
    $89 平均报价
    2 个竞标

    I need someone to do VHDL Lab for me. We have the code and we need to add some more functionality to it where it required in the exercise. Code is in folder ex1srcpy and ex1srcvhdl. You have explanation of what you need to do in the picture.

    $1143 (Avg Bid)
    $1143 平均报价
    13 个竞标

    I have two tiny tasks : 1 - BCD up counter mod 60 with asynchronous reset and synchronous load. 2 - 8-bit shift register(shifting right?) asynchronous reset, 2 serial input( input right abd input left)and parallel output.

    $109 (Avg Bid)
    $109 平均报价
    1 个竞标
    Verilog/VHDL task 5 天 left
    已验证

    Hello freelancers. I have some works related to Verilog/VHDL and i am looking for someone who can work with me for a long term. I need someone who can handle simple as well as complex tasks. I will share details of work with selected freelancer.

    $155 (Avg Bid)
    $155 平均报价
    16 个竞标

    I need help in doing record for VHDL code and write the observations from the code. Code is working good but need help writing the observations from it. VHDL and De2-115 board

    $66 (Avg Bid)
    $66 平均报价
    1 个竞标
    PWM vhdl fpga 1 天 left

    Description is in attached file. Note: Text is in Bosnian language so you will need to translate it.

    $1213 (Avg Bid)
    $1213 平均报价
    11 个竞标

    I have a matlab test file along with some function files. Need to convert them into VHDL.

    $894 (Avg Bid)
    $894 平均报价
    11 个竞标

    I would need VHDL code for an integer divider; thorough and detailed specifications will be provided after project acceptance. My timeline is quite strict (end is next Monday 13th); moreover I will need to contact the Developer for clarifications and explanation of coding choices (in the following weeks). This is needed because I must understand how the code works (and am a beginner with VHDL).

    $1192 (Avg Bid)
    $1192 平均报价
    12 个竞标
    VHDL expert 已经结束 left

    i am looking for an expert in VHDL

    $294 (Avg Bid)
    $294 平均报价
    10 个竞标

    build CNN using MAC unit in verilog to trian it using MNIST data set

    $3187 (Avg Bid)
    $3187 平均报价
    8 个竞标

    Per hour 10 USD in Quartus II 18.1

    $93 / hr (Avg Bid)
    $93 / hr 平均报价
    12 个竞标

    I have a lot of works related to different fields of electrical engineering looking for experts in following areas: • Embedded C Programming. • VHDL/Verilog • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • Multisim • IOT Technologies...

    $155 (Avg Bid)
    $155 平均报价
    22 个竞标

    We are from an IT project consultant and an online tutoring company also One of our client is looking for Verilog Project Assistance

    $54 / hr (Avg Bid)
    $54 / hr 平均报价
    3 个竞标

    I need a ZIP file including: – a report in PDF following an IEEE paper format – a folder with VHDL codes (at least 2 VHDL files are expected) – a TCL script and a file [登录来查看链接] – Use QuestaSim/ModelSim as the simulator tool The primary goal of this job is to report the design and the validation of a 3D printer machine implemented in VHDL. The underlying 3D printer is a ...

    $1337 (Avg Bid)
    $1337 平均报价
    4 个竞标

    I need a ZIP file including: – a report in PDF following an IEEE paper format – a folder with VHDL codes (at least 2 VHDL files are expected) – a TCL script and a file [登录来查看链接] – Use QuestaSim/ModelSim as the simulator tool The primary goal of this job is to report the design and the validation of a 3D printer machine implemented in VHDL. The underlying 3D printer is a ...

    $1967 (Avg Bid)
    加精 加急
    $1967 平均报价
    5 个竞标

    FPGA project using VHDL about sequential logic circuits, details will be provided

    $233 (Avg Bid)
    $233 平均报价
    1 个竞标

    Designing a digital system and implementing it using system verilog programming language with a basys.

    $630 (Avg Bid)
    $630 平均报价
    8 个竞标

    Designing a digital system and implementing it using system verilog programming language with a basys.

    $886 (Avg Bid)
    $886 平均报价
    3 个竞标
    system verilog project 已经结束 left

    Designing a digital system and implementing it using system verilog programming language with a basys.

    $1096 (Avg Bid)
    $1096 平均报价
    5 个竞标
    system verilog project 已经结束 left

    Designing a digital system and implementing it using system verilog programming language with a basys.

    $715 (Avg Bid)
    $715 平均报价
    15 个竞标
    Verolig_programing 已经结束 left

    Needs 6 hours tutoring for verolog Programing Will discus on chatt Design a structural System Verilog module for a 7 segment display decoder with a four-bit input C, and a seven bit output Y , which can be used to display the character associated with the hexadecimal code represented by C on a 7-segment display on the development board. Instantiate your seven segment decoder module on the develop...

    $55 / hr (Avg Bid)
    $55 / hr 平均报价
    4 个竞标
    VHDL Vending Machine 已经结束 left

    I need to finish a VHDL Vending Machine ASAP.

    $1205 (Avg Bid)
    $1205 平均报价
    2 个竞标

    Kcpsm6 Picoblaze 8 bit microcontroller xilinx, (FIDEx assembly instruction memory creation) Design 3 PicoBlazes and a Block RAM system. Data in Block RAM will be transfer to PicoBlaze_S1 and PicoBlaze_S2 via PicoBlaze_M. Between there is only 8 bit data bus between Master and Slave processors (only in_port or out_port can be used for each picoblaze). First 8 bit will indicate which slave system wi...

    $1080 (Avg Bid)
    $1080 平均报价
    5 个竞标
    Project for Duc D. 已经结束 left

    Hi ducdctoandh, I need the small paper in ECC implementation in Modelsim first the introduction about algorithm and the verilog and simulation encryption and decryption and timing summary all the in work file with secreen shoot must put my name Yasmin in every file i can send file for other work

    $1088 (Avg Bid)
    $1088 平均报价
    1 个竞标
    Create a VHDL project 已经结束 left

    hi i need to create a vhdl [登录来查看链接] project details are explained in

    $373 (Avg Bid)
    $373 平均报价
    10 个竞标

    You are required to make a code that takes an input from the user , changes the clock frequency using that input and gives the user 3 guesses to find the changed clock frequency the code is for a Spartan 3A FPGA

    $979 (Avg Bid)
    $979 平均报价
    15 个竞标

    The goal is to make a project where we have 2 pictures: 1 from ov7670 and 1 from pc, applying green screen effect to the 1st one (the picture will be taken with the green background), changing the green pixels with the 2nd picture and then see it on pc by uart or vga. The codes are needed to be in VHDL. I don't need a great resolution for pictures, 160x120 pictures with 8 bit or 16 bit colors...

    $731 (Avg Bid)
    $731 平均报价
    6 个竞标
    Verilog program 已经结束 left

    I need to make an ALU that can make an output using data_in from an tester .. also the data in can be an header on payload acordoing from 2 other signals

    $210 (Avg Bid)
    $210 平均报价
    12 个竞标

    i need the help of an expert who is very good to help write a VHDL code for a very simple system,i need it urgently, many thanks

    $136 (Avg Bid)
    $136 平均报价
    7 个竞标

    It is a project to write a VHDL code and implement on a 7 segment display. Attached is complete description of all the requirements

    $1186 (Avg Bid)
    $1186 平均报价
    6 个竞标

    O freelancer deverá conhecer as linguagens = C / vhdl / verilog e já ter trabalhado com FPGA / ASIC Portar e otimizar um código que já tenho pronto em "c" para vhdl ou verilog esse código gera uma string de 14 / 15 dígitos, será usado uma placa fpga xillinx spartan 6 ( a empresa xillinx disponibiliza todo o ambiente necessário ). ...

    $2231 (Avg Bid)
    $2231 平均报价
    4 个竞标

    SRAM BIST needs to be done in Verilog with synthesis in design compiler and fixing timing violation in prime time

    $1726 (Avg Bid)
    $1726 平均报价
    1 个竞标

    You are required to build a calculator: 1- it generates numbers (0-99) on the seven segment display using push buttons. The first 2 digits on the board should be the first number. The second 2 digits should be the second number. 2- using the slide switches you should add, subtract, multiply and divide these 2 numbers. Then display the answer on the fpga board. Write the source code and constrain...

    $117 (Avg Bid)
    $117 平均报价
    1 个竞标

    You are required to build a calculator: 1- it generates numbers (0-99) on the seven segment display using push buttons. The first 2 digits on the board should be the first number. The second 2 digits should be the second number. 2- using the slide switches you should add, subtract, multiply and divide these 2 numbers. Then display the answer on the fpga board. Write the source code and constrain...

    $435 (Avg Bid)
    $435 平均报价
    9 个竞标

    Hi, I need help with a Verilog project with synthesis and optimization using Design Compiler and fix the timing violations using Primetime. Could you please let me know if you are interested.

    $3887 (Avg Bid)
    $3887 平均报价
    5 个竞标
    Verilog Lecture Project 已经结束 left

    Project goal is designing 4x4 binary multiplier with shift & add algorithm. Stricted rules: Project must be prepared with Verilog [Vivado Design Suite] (System Verilog and VHDL is not acceptable) I need circuit design, Verilog models and basic report (Explanation of how things work, schematics, verilog codes etc) If you're interested, I can share detailed pdf of project with you.

    $257 (Avg Bid)
    $257 平均报价
    11 个竞标
    Design a display in VHDL 已经结束 left

    Budget: CAD $20-30 Time: 1-3 Days Need to design a segment display in VHDL.

    $762 (Avg Bid)
    $762 平均报价
    6 个竞标

    Hello Experts Looking for good digital electronics expert with knowledge of verilog, fpga , mips etc to work on small project today 9th dec. Apply only if you are available to help today Thanks

    $1454 (Avg Bid)
    $1454 平均报价
    1 个竞标

    Hello Experts Looking for good digital electronics expert with knowledge of verilog, fpga , mips etc to work on small project today 9th dec. Apply only if you are available to help today Thanks

    $187 (Avg Bid)
    $187 平均报价
    1 个竞标

    vhdl coding

    $885 (Avg Bid)
    $885 平均报价
    1 个竞标

    Hello There Need very good digital electronics based expert to help on small project today ie 9th Dec. If you are good with verilog, FPGA, MIPS etc then apply only. You ll be hired asap if you are sure you'll help today

    $777 (Avg Bid)
    $777 平均报价
    5 个竞标

    Hello There Need very good digital electronics based expert to help on small project tomorrow ie 9th Dec. If you are good with verilog, FPGA, MIPS etc then apply only. You ll be hired asap if you are available to start on 9th dec Thanks

    $1104 (Avg Bid)
    $1104 平均报价
    2 个竞标

    Hi, I am looking for someone who can capture a 16 bit data from input of the picoblaze processor and add some constant value into it and give the result on output. No need to verify on board, only testbench simulation is accepted in VHDL.

    $124 (Avg Bid)
    $124 平均报价
    1 个竞标

    For this project the goal is to design and simulate a Blackjack game using Verilog/VHDL. It must be demonstrated using the Mimas Spartan 6 FPGA board. The inputs are taken from the player using the switches and push buttons while the output is displayed on the LCD display and LEDs.

    $1251 (Avg Bid)
    $1251 平均报价
    8 个竞标

    Hello Need very good digital electronics based expert to help on small project tomorrow ie 9th Dec. If you are good with verilog, FPGA, MIPS etc then apply only. You ll be hired asap if you are available to start on 9th dec Read Less

    $894 (Avg Bid)
    $894 平均报价
    6 个竞标

    Hello Need very good digital electronics based expert to help on small project tomorrow ie 9th Dec. If you are good with verilog, FPGA, MIPS etc then apply only. You ll be hired asap if you are available to start on 9th dec

    $684 (Avg Bid)
    $684 平均报价
    3 个竞标

    Hello Need very good digital electronics based expert to help on small project tomorrow ie 9th Dec. If you are good with verilog, FPGA, MIPS etc then apply only. You ll be hired asap if you are available to start on 9th dec

    $637 (Avg Bid)
    $637 平均报价
    3 个竞标
    Need VHDL code 已经结束 left

    Need VHDL code This project consists of two main components. A counter programmed with VHDL and an ALU based on MicroBlaze running a C code to perform ALU functionality. 1. This project requires the students to implement a 10-bit counter design using VHDL. The counter will have the ability to count up and down from 0 and 1000. This requires the utilization of 16 slide switches and the center push ...

    $1267 (Avg Bid)
    $1267 平均报价
    2 个竞标

    Hardware implementation of elliptic curve over binary field 163 field , with UART using VHDL and the platform is virtex 5

    $3459 (Avg Bid)
    $3459 平均报价
    9 个竞标

    The project here is to write multiple conditions/actions using VHDL format, that can all be displayed in 1 single program. And tested on an Altera DE2 board Port mapping could be okay but using relatively basic principles is ideal. That is (all are not required): Case statements Else / ElseIf Signals Variables Shift register Flip Flops Multiplexer / De-multiplexer Multibit adder A...

    $855 (Avg Bid)
    $855 平均报价
    4 个竞标