Verilog / VHDL Jobs for February 2019

VHDL and FPGA programming 5 天 left

Here projects are implemented in VHDL programming using Xilinx software. B.E/[登录来查看链接] Mtech projects would include the kit implementation which can be done on sparten series based on the various application. Major projects and mini projects in VLSI for ECE students are done here.

电子 FPGA 微控制器 Verilog / VHDL

$1204 (Avg Bid)

$1204 平均报价

2 个竞标

立即竞标

Simple Multi function Digital Clock (Zedboard Zynq-7000 SoC) 5 天 left

The project requires hardware & software design, implementation and testing of a simple & basic multi-function digital clock using Zynq 7000 ZED board. See attached for further information and specifications.

电子嵌入式软件报告写作 SoC Design Verilog / VHDL

$2210 (Avg Bid)

$2210 平均报价

6 个竞标

立即竞标

Verilog Memory Primitive (LUT-based memory) 4 天 left

I am a Verilog beginner. Need help in instantiating a LUT based memory. The requirements are stated in the [登录来查看链接] file.

汇编 FPGA Verilog / VHDL

$231 (Avg Bid)

$231 平均报价

8 个竞标

立即竞标

you must have ( BCU1525 device) for FPGA Bitstream development( not fake coder) expert 4 天 left

Please read all the details first. and I will create 45% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer...

电機工程电子 FPGA 微控制器 Verilog / VHDL

$5909 (Avg Bid)

$5909 平均报价

1 个竞标

立即竞标

Need PLC and VFD automation expect to set up and program machining system 4 天 left

Looking for automation and PLC programmer to control and program motor cycles with PLC for user input on speed and time. Have not picked out which PLC but looking into something like AutomationDirect.

电機工程电子微控制器 PLC 与 SCADA Verilog / VHDL

$16685 (Avg Bid)

$16685 平均报价

15 个竞标

立即竞标

Interface Oled 128x32 with MSP430 4 天 left

Hello, I made a code that creates an interface between the MSP430 and a 128x32 OLED, all the code is perfectly functional. I need help loading fonts with different sizes (small, medium , large). Requirements for assigning this project: Have MSP430 or MSP432; Have an OLED display;

C 编程电子微控制器 Verilog / VHDL

$196 (Avg Bid)

$196 平均报价

2 个竞标

立即竞标

Digital Design - VHDL Programm 4 天 left

Vivado 2016.1 will be used. Create a testbench and simulate it in ModelSim with the help of the already provided script files. Design a synchronous system in VHDL which controls a two-storied elevator (ground floor and first floor). You will implement it with a two-process FSM as described above. The clock signal has a frequency of 10 MHz. The circuit should be initialized with a high-active rese...

数字设计电子 Embedded Systems FPGA Verilog / VHDL

$354 (Avg Bid)

$354 平均报价

9 个竞标

立即竞标

VHDL - Programming Digital Design 4 天 left

Digital Circuit will be represented and simulated via ModelSim simulator. Consider the digital circuit represented below. Two eight-bit wide data input ports are added. The result is then used to set one of eight output lines according to predefined thresholds. Code this design in VHDL and verify its correctness by writing a testbench. Simulate the design using the ModelSim simulator. What is the...

电機工程电子 Embedded Systems FPGA Verilog / VHDL

$230 (Avg Bid)

$230 平均报价

10 个竞标

立即竞标

you must have ( BCU1525 device) for FPGA Bitstream development( not fake coder) 3 天 left

Please read all the details first. and I will create 45% milestone before we start and when its done this task 100% I will create other 60% milestone and released both. I always paid the coder. check my review. ( Dont bid if you are not agree my terms) Hello /////////////////////////////////// ///////////////////////////////// ///////////////////////////// Looking for experienced FPGA programmer...

电機工程电子 FPGA 微控制器 Verilog / VHDL

$4434 (Avg Bid)

$4434 平均报价

1 个竞标

立即竞标

Multiple Master node based time synchronization algorithm for WSN 3 天 left

I want to find someone to simulate the code for my project in NS2.34.

算法 C 编程 C++编程 Java Verilog / VHDL

$863 (Avg Bid)

$863 平均报价

1 个竞标

立即竞标

FPGA Artix-7 simulate pcie device for Windows 3 天 left

Hi, I need a quick prototype of an Artix-7 fpga that makes a pcie to sd card controller (SD host controller/SD bus). Objective is to have a fpga card (working on pcie screamer) recognized as a SD/MMC card reader under windows, I need Windows to recognize/be able to install the windows built-in sd card drivers for the card. I don’t need it to actually read sd cards, I just need to simulate...

FPGA Verilog / VHDL

$1978 (Avg Bid)

$1978 平均报价

3 个竞标

立即竞标

Help needs on Computer Architecture Assignment 2 天 left

need some help with my Computer Architecture project the involves designing a 32-bit circuit with an ALU and Control Unit. We're using a SW called Logisim to design it.

电路设计电子工程微控制器 Verilog / VHDL

$1012 (Avg Bid)

$1012 平均报价

14 个竞标

立即竞标

Fpga card design and embedded software 1 天 left

We want a service of Fpga card design and embedded software

FPGA Verilog / VHDL

$9849 (Avg Bid)

$9849 平均报价

14 个竞标

立即竞标

FPGA Testbench in Verilog for SDRAM using vendor model 1 天 left

Hi, I have written an SDRAM controller (for a Micron SDRAM) which does not work very well. In the other hand, I have its model (downloaded from Micron's website). I need someone who can write a testbench to verify my controller using Micron's model and fix my controller.

电機工程电子 FPGA 微控制器 Verilog / VHDL

$2323 (Avg Bid)

$2323 平均报价

11 个竞标

立即竞标

Search for FPGA bitstream developer. 结束于 left

I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

C 编程 C++编程 FPGA 微控制器 Verilog / VHDL

$4928 (Avg Bid)

$4928 平均报价

23 个竞标

立即竞标

Verilog / VHDL Jobs

筛选

我最近的搜索

筛选项:

预算

类型

项技能

语言

工作状态

Freelancer

关于

条款

应用