项目名录 : Design 4 bit Brainless CPU Processor which consists of ALU, Registers, Accumulator, Decoder, Buffer, Clock Debouncer and 7 segment controller using VHDL. Design the Netlist for FPGA board and Testbench for CPU simulation. - Design 4 Emails and 4 Banners. Code HTML for Emails