Wanted technical writer for VLSI DFT

  • 状态 关闭的
  • 预算 ₹37500 - ₹75000 INR
  • 总竞标 8

项目描述

Wanted technical writers who has knowledge in VLSI semiconductor DFT domain .

Main requirement is, given the lead, guidance and the basic outline of the concepts to be followed in book , the writer should be able to explore, formulate and ready the content on his own with practical examples, for my further review & correction, since for me time is a strict constraint .

--------------------------------------------------------------

VLSI

Design For Testability

(DFT)

A Practical Approach

-------------------------------------------------------------

CONTENTS

[url removed, login to view]

[url removed, login to view] and Quality

[url removed, login to view] for Testability

[url removed, login to view]

[url removed, login to view] Compression

[url removed, login to view]

[url removed, login to view] Simulation

[url removed, login to view] Built-In Self-Test

[url removed, login to view] Testing and Built-In Self-Test

10. JTAG

11. Core-Based Testing

12. Test mode timing closure

13. High Speed IO Testing

14. Analog DFT

15. Chip & Wafer level Testing

获得类似项目的报价
要求的技能

想赚钱吗?

  • 设置你的预算和期限
  • 列出你的提案
  • 获得工资

雇用同样在该项目上竞标的威客

    • Forbes
    • The New York Times
    • Time
    • Wall Street Journal
    • Times Online