Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload Balance

已取消 已发布的 Dec 23, 2014 货到付款
已取消 货到付款

Design and Implementation of Two Concurrent 8-bit CPUs Using Structural VHDL code for better Workload Balance The CPU must be designed in a separate functional unit of Data path, Control and Memory

软件构架

项目ID: #6897673

关于项目

2个方案 远程项目 活跃的Dec 23, 2014

有2名威客正在参与此工作的竞标,均价RM611/小时

mdakteruzzaman

Hi, I have been working as IT consultant and Software Architect more than 10 years. I became OCP, CCNP, RHCE 3 years back. Earlier I completed B.Sc. Enng and M.Sc. Engg both in computer engineering. Hire only techn 更多

RM777 MYR 在3天内
(23条评论)
5.0
techsols4

Dear Prospect Hiring Manager. Thank you for giving me a chance to bid on your project. i am a serious bidder here and i have already worked on a similar project before and can deliver as u have mentioned I have 更多

RM777 MYR 在3天内
(0条评论)
0.0
shobhitkapoor

Hi I am having 10+ years of experience in VHDL and verilog. Do you have any other supporting specification document, these concurrent CPU should execute same instruction or different instructions. However att 更多

RM444 MYR 在3天内
(0条评论)
0.0