Find Jobs
Hire Freelancers

Digital filter design (FIR) using FPGA in the loop

$250-750 USD

已关闭
已发布大约 7 年前

$250-750 USD

货到付款
I need help to run the project. I already have the whole project files but don't know how to run it. Just need a guidance how to run it. See the proposal attached here for more understanding of the project.
项目 ID: 13314039

关于此项目

10提案
远程项目
活跃7 年前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
10威客以平均价$355 USD来参与此工作竞价
用户头像
Hello! Please check my reviews to know a bit about me and my work. Thank you!
$300 USD 在2天之内
5.0 (52条评论)
5.6
5.6
用户头像
Hello Dear, I'm Mohamed saeed mechanical and aeronautical engineer. I'm Matlab expert with high experience. I checked your job description and I'm ready to do it.
$250 USD 在0天之内
4.7 (26条评论)
4.6
4.6
用户头像
Hello, I propose to complete your project with perfection right on time. Review and use the available description and resources in order to complete this project. We specialize in Website development and design, Android & IOS development and design, and also Software development. Please provide us with an opportunity to help you and you will be served nothing less than excellence.
$555 USD 在10天之内
4.8 (1条评论)
3.8
3.8
用户头像
Hi, I am good in VHDL/Verilog programming. I did couple of projects of designing fir filter using matlab and vhdl. I have also experience of using block RAM and floating point ip core in this kind of project. Please elaborate the exact input and output of the FPGA, sampling frequency and ADC quantization levels to proceed further. Will I have to set the filter coefficient or you will share the same? In case the first one, please share the filter specification like cuttoff frequency, passband and stopband ripple etc. Thanks, Mastor
$250 USD 在5天之内
5.0 (5条评论)
3.6
3.6
用户头像
Hello, I am an electronics engineer having experience of more than 5 years in FPGA based system design. I can guide you on your code in $80.
$250 USD 在3天之内
5.0 (7条评论)
3.2
3.2
用户头像
I have a working experience of Xilinx FPGAs using Verilog HDL. I have designed different filters in verilog. i can offer you my services.
$250 USD 在3天之内
0.0 (0条评论)
0.0
0.0
用户头像
I have good handle on verilog and VHDL . I can help you with your project . Let me know if you are interested. I can try to complete as soon as possible
$555 USD 在10天之内
0.0 (0条评论)
0.0
0.0
用户头像
Project completed with the following way: 1)Filter will e designed via MATLAB. 2)Simulated via simulink 3)HDL code will be written for the filter. 4)HIL test environment will be prepared. 5)Test sitimulus applied to the board.
$250 USD 在10天之内
0.0 (0条评论)
0.0
0.0
用户头像
Hi, I used to be the FAE in charge of this kind of stuff when I worked at Synplicity (before they were bought by Synopsis). Anyway... I'm a pro at this stuff. It seems you'll be spending 90% of the project budget just on getting everything setup. A digital filter is a trivially simple design. Talk to me a little bit more about what your goals are. Maybe I can help you.
$555 USD 在10天之内
0.0 (0条评论)
0.0
0.0

关于客户

UNITED STATES的国旗
Fresno, United States
5.0
5
会员自11月 28, 2016起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。