Building a VGA Display Driver, I/O Driver, and Memory Mapping

已关闭 已发布的 7 年前 货到付款
已关闭 货到付款

Specifics in attached .pdf's

Supporting source code will be supplied.

For someone with SystemVerilog/VHDL/FPGA/ASM experience this shouldn't take more than a few hours.

Must be completed by 4/26/2016 - Willing to negotiate Bonus if completed sooner.

汇编 数字设计 FPGA Verilog / VHDL x86/x64 汇编

项目ID: #10272288

关于项目

6个方案 远程项目 活跃的7 年前

有6名威客正在参与此工作的竞标,均价$190/小时

ahmedmohamed85

A proposal has not yet been provided

$222 USD 在2天内
(409条评论)
7.8
raulbehl

A proposal has not yet been provided

$205 USD 在4天内
(103条评论)
6.2
rohi1710rohi1710

I am working as FPGA design engineer since last 6 years and I have worked in image processing domain for 5 years so I have fair knowledge of memory mapped IOS , horizontal and vertical sync signals so I can complete th 更多

$200 USD 在2天内
(5条评论)
4.5
Ars4r3Lancing

I've made VGA based ping pong game considering memory some years ago. I can share the code with you.

$111 USD 在0天内
(3条评论)
3.0
kjgk

I have already worked in video compression and display driver related projects. Also i am already having required building blocks ( vga drivers and memory controllers).

$200 USD 在7天内
(0条评论)
0.0