Cancelled

HPS-FPGA SDRAM bridge

I have an Altera DE1-SoC developmental board and I need a template project which allows me to transfer about 2kB of settings from the HPS side to the FPGA side.

I want to use C on the HPS side to set 2048x 8-bit values which the FPGA can use to synthesize an arbitrary waveform in real-time. The memory can be SDRAM or any other suitable options available on the DE1-SoC board. The template project should include the source code and demonstration of:

1. C script which accepts a tuple in the format e.g, "2047,255" to set a value of 255 (0-255) for the 2047th register (0-2047).

2. Quartus Prime project compatible with Quartus Prime Lite 16.1.

3. Ability to inspect the registers on the FPGA side by setting the toggle switches in binary to indicate the register address, and reading out the stored value of this register from the red LEDs in binary.

技能: C 编程, FPGA, Verilog / VHDL

查看更多: fpga hps, fpga to hps sdram interface, cyclone v hard processor system technical reference manual, altera hps tutorial, cyclone v soc handbook, hps-to-fpga bridge, gips lite source code, gips lite source, video conference bridge hardware open source, open source virtual pet script, open source poker php script, open source side menu script, open source freelancer auction script free, php counter strike source server status script, open source social networking script, parashar lite source code, open source project bidding script, fpga sdram controller, open source hot clone script, open source question answer script

关于此雇主:
( 0个评论 ) United States

项目ID: #17152313

7 威客就此工作平均出价 $140

$222 USD 在3天内
(345条评论)
7.7
SilentStarMagic

Hi,we're all senior software developers,we've just checked your project requirements,we're able to perform your project and you'll be interesting with us,please come in contact with us to discuss for more project detai 更多

$155USD 在1天里
(12条评论)
4.3
$30 USD 在3天内
(2条评论)
2.3
sky19130

Hi, dear! I saw your project. I am a interested in your Hps side project. I can do it and i wold like to discuss the details. I will best. Thank you.

$155 USD 在3天内
(4条评论)
1.8
Rogtech

Hi We Rogtech, having 10+ years of experience in VerilogHDL and VHDL programming, Simulation of Design and FPGA implementation. Our experience includes the project similar to your requirement. Looking for to discus 更多

$111 USD 在5天内
(1条评论)
1.5
rabbiamuhammad

I can do work efficiently with clean coding in C langauge in less than stipulated time if the objective of project becomes clear to me.

$55 USD 在10天内
(0条评论)
0.0
$250 USD 在4天内
(0条评论)
0.0