Find Jobs
Hire Freelancers

VLSI Design Engineer - Part Time

₹1500-12500 INR

已关闭
已发布超过 5 年前

₹1500-12500 INR

货到付款
Front End VLSI Design engineer Part Time in Bangalore Looking for expert FPGA Design engineer with RTL Design [Verilog] Proven track record of designing, developing, prototyping, and testing high speed FPGA designs Experience in Verilog programming & experience with Xilinx devices and development tools Design Simulation experience [Modelsim] Candidate should be familiar with solving IEEE research papers, algorithms, architectures using VerilogHDL.
项目 ID: 17806356

关于此项目

9提案
远程项目
活跃5 年前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
9威客以平均价₹9,527 INR来参与此工作竞价
用户头像
Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation. I am also have experience of freelancer here: https://www.freelancer.com/u/ducdctoandh.html Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.
₹13,888 INR 在3天之内
4.9 (94条评论)
6.9
6.9
用户头像
Hello! Please check my profile and reviews to know a bit about me and my work. It would be great if I could help you out.
₹12,500 INR 在7天之内
4.9 (83条评论)
6.3
6.3
用户头像
Hello, I am working in the ASIC design flow for 10 years. I have experience in using VCS, modelsim, vivado FOR SIMULATION, DC for synthesis and ICC for layout. I have just completed the RTL and Testbench code for design multi core chip with 16 core of 16bit MIPS such that I think I can do your task very well. Best Regard.
₹1,500 INR 在3天之内
5.0 (8条评论)
4.2
4.2
用户头像
Hi, I have done my Mtech in VLSI design. I had also done my thesis on FPGA implementation of multiplier using verilog on Xillinx. please give me one chance.
₹13,888 INR 在7天之内
0.0 (0条评论)
0.0
0.0
用户头像
Currently working in Qualcomm. This maybe my first project in Freelancer, so im giving you very cheap quote.
₹7,777 INR 在3天之内
0.0 (0条评论)
0.0
0.0
用户头像
Has 3yr of experience in RTL design and Test bench writing in VHDL/ Verilog/ System verilog . Handled many FPGA related project from RTL design( in both Verilog/VHDL) to bring up . worked on : UART,I2C,SPI,Ethernet(RGMII,XGMII),DDR3,DAC,SERDES.. Thank you.
₹11,111 INR 在3天之内
0.0 (0条评论)
4.4
4.4
用户头像
Hi, I can give guarantee of my work. I put 100% in my work.
₹10,000 INR 在7天之内
0.0 (0条评论)
0.0
0.0

关于客户

INDIA的国旗
Bengaluru, India
0.0
0
会员自9月 20, 2018起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。