进行中

Write some Software

已悬赏给:

burhanmudassar

Over 2.5 years of experience in Verilog RTL Design, Microcontroller Projects and Algorithm Design in MATLAB in Industry and Academia. My past projects include: - PHY Layer Design on FPGA for Software Defined Radio P 更多

₹700 INR 在1天内
(2条评论)
1.4

7名威客为此工作的平均竞标价是₹1762

₹3200INR 在1天里
(88条评论)
6.6
₹1600INR 在1天里
(33条评论)
4.7
₹1800INR 在1天里
(2条评论)
3.5
meganachunchu

Please review my profile and lets discuss about task and work, My price is negotiable we can discuss

₹1050INR 在1天里
(11条评论)
3.2
shubhamagarwal3

A proposal has not yet been provided

₹650 INR 在3天内
(0条评论)
0.0
₹3333INR 在1天里
(0条评论)
0.0