8-BIT NON-PIPELINED PROCESSOR USING VERILOG

已关闭 已发布的 4 年前 货到付款
已关闭 货到付款

Design an 8-bit microprocessor using Verilog HDL by using Structural Verilog modelling. The individual

components can be designed using behavioral modelling.

Mandatory components:

Instruction Memory

Register File

Data Memory

ALU

Control Unit

Multiplexers

Sign extend unit

Program counter

The Register File has two registers R0 and R1. Design the program counter and instruction memory such that

input can be a sequence of instructions and the final output after executing the entire sequence can be verified.

Other than these components, there might be other modules needed depending on your design.

You can refer to the construction and working of the MIPS datapath and control path found in the text book

“Computer Organization and Design – The Hardware/Software Interface” by Patterson and Hennessy, 5th ed.

Also refer to the lecture slides on single cycle non-pipelined processor.

Chapter 4 in the above mentioned text book talks about building a datapath and a control path.

The instructions that you are required to implement are:

i. add

ii. addi

iii. sub

iv. lw

v. sw

vi. jmp

Instruction Opcode

add 000

addi 001

sub 010

lw 011

sw 100

jmp 101

The complete RTL schematic of the processor including the datapath and the control path is designed in

verilog using the Vivado design suite.

After the final design is synthesized, the processor can be simulated to view the inputs and outputs. A

bitstream which describes the RTL schematic can be generated from the Vivado project, to test the design on

an FPGA board.

The FPGA board can be programmed using the bitstream generated from the Vivado design suite. Inputs can

be given through push buttons and slide switches and outputs can be represented by LEDs already provided on

the board.

Verilog / VHDL FPGA 工程 微控制器 电子

项目ID: #20109360

关于项目

22个方案 远程项目 活跃的4 年前

有22名威客正在参与此工作的竞标,均价$183/小时

ahmedmohamed85

Dear sir I have more than 10 years experience in digital design using verilog please message me so that we can discuss more details

$200USD 在1天里
(495条评论)
8.1
ducdctoandh

Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an 更多

$140 USD 在2天内
(94条评论)
6.9
raulbehl

Hello! Please check my profile and reviews to know a bit about me and my work. I have about 4+ years of experience in working with Verilog and FPGA and have done such (processor design) projects in the past too. It 更多

$150 USD 在3天内
(87条评论)
6.3
Fpgageek

Hi I am working in rtl design work by more than 6 years. I have a very good experience in designing microprocessors. Please let me know if we can work. Thanks

$166 USD 在5天内
(33条评论)
6.1
braincenter

I DO NOT OUTSOURCE I have been a freelancer for the past 8 years, I believe that my experience and skill in this background will prove to be of great help to you. Contact me to discuss more on the details

$120 USD 在5天内
(21条评论)
5.2
usmanhassan123

I will design this system for you. I am Mphill in mechanical engineering, Electrical engineering and plumbing. I have five years of experience as a MEP in a multinational company of Dubai.

$500USD 在1天里
(15条评论)
4.7
hungfreelancer

I have 10 years of experience in design and verification using Verilog. I had some projects similar to your project (please see my review). Please message me. Best regards.

$88 USD 在2天内
(8条评论)
4.2
dailyhungama

Hi , I am Master graduate in VLSI and I can do this as per your requirement. Looking positively to work with you on this... BR, Prashanthi

$222 USD 在10天内
(20条评论)
3.5
punamsengupta

Dear Sir/Madam, I have been working as freelancer for last 2 years. Here is summery of my experience : * FPGA firmware development of multi-channel data acquisition system. *Verilog implementation of windowed image c 更多

$100 USD 在5天内
(13条评论)
3.8
kptechlead

Hello , This is Prasad I observed your work i have an experience on developement and research papers solutions on Matlab & Simulink , Python VHDL Verilog Spice, R software programming Numerical analysis with 更多

$170 USD 在7天内
(8条评论)
3.2
iZoneFreelancer

Hi, I have worked on VHDL, Verilog and SystemVerilog extensively. I have also implemented CPU designs (you can see my project logs). I was part of CPU design team in a big semiconductor company. So, I know how the CPU 更多

$300 USD 在15天内
(4条评论)
2.9
Ahmedjunaid339

I can do this I have specialization in following: Embedded System Design based on • Digital System Design (FPGA, CPLD) • Signal and Image Processing Algorithms • Micro-Controllers & Processors  Hands on experience 更多

$100 USD 在5天内
(1条评论)
2.3
Ebrahimnouri71

I am fpga developer for more than 2 years and I have done multiple succesful projects. I am experienced in vhdl and verilog.

$155 USD 在3天内
(0条评论)
0.0
Dhanuja01

I will do this and provide it you with In a week I have done similar project in my undergraduate time

$233 USD 在5天内
(0条评论)
0.0
himanshusharma01

Hi I have a very good experience of working on Verilog-VHDL and Xilinx and Altera FPGAs by more than 5 years. I have developed various kind of processors with and without pipelined architectures. Please let me know 更多

$222 USD 在5天内
(0条评论)
4.2
jp1027

I have worked in the fpga field for more than ten years, designed a system similar to cpu, and peripherals that interact with the habit, and also designed a custom protocol based on optical fiber asynchronous communica 更多

$111 USD 在10天内
(0条评论)
0.0
sinagh92

Hello there, I have designed processors such as yours several times for different clients with different changes. I have also thaught the course to many students. This would be an easy project for me. I am sure you w 更多

$70 USD 在5天内
(0条评论)
0.0
shruti2331

I have experience in writing programs in vhdl and verilog. I made ofdm model for myself and also I take training in this language.

$238 USD 在30天内
(0条评论)
0.0
ryan238

I have done various projects in verilog hdl. I have implemented various projects as of yours.I have implemented these logics on fpga.I have also implemented 5 stage pipelined processor on fpga.

$87 USD 在4天内
(0条评论)
0.0
hsynky45

Hello I have already finished project of 4 bit microprocessor on cyclone 10 lp. Contact with me I will do it. Thanks...

$222 USD 在3天内
(0条评论)
0.0