Find Jobs
Hire Freelancers

need to implement an ieee paper using verilog or vhdl. -- 2

₹1500-12500 INR

已关闭
已发布将近 6 年前

₹1500-12500 INR

货到付款
would like to get the implementation of given ieee paper using verilog/vhdl within 15 days
项目 ID: 16745788

关于此项目

9提案
远程项目
活跃6 年前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
9威客以平均价₹8,345 INR来参与此工作竞价
用户头像
Hello! I am an experienced Engineer and have been helping out many on this platform. It would be great if I could help you out. Thank you! Verilog and Digital Design - 4+ years
₹7,777 INR 在12天之内
5.0 (55条评论)
5.8
5.8
用户头像
A proposal has not yet been provided
₹9,000 INR 在15天之内
4.6 (15条评论)
4.2
4.2
用户头像
A proposal has not yet been provided
₹11,666 INR 在15天之内
4.8 (13条评论)
3.8
3.8
用户头像
I had implemented one thesis and a paper before using verilog so, it is easy to extract the specs and implement any block diagram. Relevant Skills and Experience Implementing FFT/IFFT block for NB-IOT, I2C, UART and I2S protocols. Also, working on MIPS processor. Debugging in dot product RTL using NIOS II.
₹7,777 INR 在15天之内
5.0 (1条评论)
3.2
3.2
用户头像
I am a senior year PhD Scholar at Shanghai Jiao Tong University, Shangahi China. My research is all about Reconfigurable Computing /Fast Arithmetic Circuits / Efficient Neural Network Accelerator Design, as you know its all connected with Verilog HDL. I have been working with Verilog HDL fro more tahn 5 years. I am pretty comfortable not only with writing Verilog HDL Code for simple to very complex systems such as DSP systems/ Embedded Control Systems and currently i am, developing Neural Network Accelerator Design which will be available on my github very soon. I have also written Custom IP Core packaging in to industry standard interfaces such as Xilinx AXI- Stream, AXI-Lite and AXI4 interfaces. In conclusion, i can code your design in Verilog RTL providing functional simulation as well as synthesis on a device (FPGA, SoC or mixed FPGA-SOC solution.
₹5,555 INR 在7天之内
5.0 (3条评论)
3.3
3.3
用户头像
I have 10 years of experience in design and verification using Verilog on FPGA. Please message me. Thank you
₹7,777 INR 在15天之内
5.0 (2条评论)
1.7
1.7
用户头像
I am 5 years experience in Digital ASIC/FPGA design with VHDL/Verilog and Systemverilog Either 10000 or adding me to the paper :)
₹8,888 INR 在15天之内
0.0 (0条评论)
0.0
0.0
用户头像
A proposal has not yet been provided
₹8,888 INR 在7天之内
0.0 (0条评论)
0.0
0.0
用户头像
I have 5 years of professional experience in implementing VHDL or verilig codes from IEEE paper. I can give you guarantee that the required algorithm will be implemented. The milestones will be as follows: 1. Read paper, understand and discuss the specifications. 2. After finalizing the specifications I will submit a block diagram. 3. Then I will finish the code and make it run 4. Then submit final deliverables
₹7,777 INR 在7天之内
0.0 (0条评论)
0.0
0.0

关于客户

INDIA的国旗
India
0.0
0
会员自4月 20, 2018起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。