Work since 2001 in the design of complex digital ASICs with a complete view on all the design flow: form system specification to the layout.
I am able in system specification, skilled in RTL writing and verification with a deep knowledge of RTL to layout flow.
Specialties: Top and block specification, RTL design, n, constraint management, logic and physical synthesis, static timing analysis.