Freelancer标志它是如何运作的 浏览工作
登录 注册
发布项目
探索
Electrical Engineering
Engineering
Matlab and Mathematica
Microcontroller
Verilog / VHDL
个人资料封面照片
您正在关注
关注用户错误。
该用户不允许他人关注他们。
您已经关注了这个用户。
您的会员计划仅允许0个关注。升级在此。
成功取消关注
取消关注用户错误
您已成功推荐
推荐用户错误。
出问题了，请刷新页面并重新尝试。
电子邮箱已成功验证。
用户头像
$5 USD / 小时
EGYPT的国旗
assuit, egypt
$5 USD / 小时
目前这里是8:12 上午
五月 22, 2017已加入
1 推荐

Mohammed M.

@funnyman1992

 0.0 (0条评论)
0.0
0.0
0%
0%
$5 USD / 小时
EGYPT的国旗
assuit, egypt
$5 USD / 小时
不适用
工作已完成
不适用
在预算内
不适用
按时
不适用
重复雇用率

FPGA Designer (VHDL programmer)

I am a navigation, Guidance and Control Engineer having specialization in Electronics and Control with more than 3-years experience. I have Master degree in Engineering with specialization in CONTROL. TOP SKILLS 1. FPGA Design (VHDL), writing VHDL test benches and working with simulators such as ModelSim. 2. Embedded System Design. (Schematic, labview) 3. Software Design. (C/C++/Matlab) 4. Control System Design & Modelling (Continuous, Discrete, Linear, Non-Linear, Optimal, Fuzzy Logic + Matlab & Simulink) 5. Digital System/Logic Design (VHDL, Logisim) 6. Micro-controllers (Arduino, PIC) 7. Control of Electric Machine Drives 8. Circuit Analysis and Designe etc 9. PCB Design (Proteous + Ultiboard + Altium Designer) I have designed many unmanned systems (Ground vehicle, winged aircraft and other remote control systems) using FPGA
Freelancer Engineers Egypt
查看所有Engineers在Egypt

联系Mohammed M.询问您的工作详情

登录并通过聊天讨论所有细节。

文件夹

4792491
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
4792486
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
4792483
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
4091670
Designing UAV Using VHDL
Designing unmaned vehicle using FPGA
4091669
Designing UART Protocol
UART Protocol
4792491
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
4792486
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
4792483
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
4091670
Designing UAV Using VHDL
Designing unmaned vehicle using FPGA
4091669
Designing UART Protocol
UART Protocol

评论

变更已保存
这里没有评论！

联系Mohammed M.询问您的工作详情

登录并通过聊天讨论所有细节。

认证

优选威客
身份已验证
支付已验证
电话已验证
邮箱已验证
Facebook已关联

顶级技能

Engineering
Matlab and Mathematica
Verilog / VHDL
Microcontroller
Electrical Engineering

浏览相似威客

Engineers in Egypt
Engineers
Matlab and Mathematica Engineers
Verilog / VHDL Designers

浏览相似作品

Engineering
Matlab and Mathematica
Verilog / VHDL
Microcontroller
之前的用户 下一个用户
邀请已发送成功！
谢谢！我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
Freelancer标志 Hong Kong / 中文(简体) 帮助和支持 威客分类项目竞赛威客企业会员优选威客计划项目管理本地工作Photo Anywhere 作品展示开发人员API获得认证桌面APP 关于关于我们如何运作安全投资方网站地图故事消息团队奖励新闻发布职业 条款隐私政策条款和条件版权政策行为准则费用及收费合伙人Escrow.comLoadshiftWarrior Forum 应用程序苹果APP商城图标Google Play标志
复制到剪切板失败，请修改权限后重试。
复制到剪贴板。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出，请再次登录。