System Verliog task available

$10-30 AUD

已关闭

已发布

超过 6 年前

$10-30 AUD

货到付款

I need someone who can do task on system verilog. Deadline is 2 days. I want someone who can start now. More details will be provided to interested freelancer

Electrical Engineering

Engineering

FPGA

Matlab and Mathematica

Verilog / VHDL

项目 ID: 15702231

关于此项目

5提案

远程项目

活跃6 年前

想赚点钱吗？

电子邮箱地址

在Freelancer上竞价的好处

设定您的预算和时间范围

为您的工作获得报酬

简要概述您的提案

免费注册和竞标工作

5威客以平均价$29 AUD来参与此工作竞价

@ahmedmohamed85

Dear sir please give me more details about the required task best regards

$30 AUD 在1天之内

4.9

(504条评论)

8.1

@raulbehl

Hello! I am an experienced Engineer and have been helping out many on this platform. It would be great if I could help you out. Thank you! Relevant Skills and Experience SystemVerilog and Digital Design - 4+ years Proposed Milestones $30 AUD - Final code

$30 AUD 在2天之内

4.9

(89条评论)

6.3

@hungfreelancer

I am verification engineer, I use systemverilog in my job. Chat with me to have more knowledge about my skills. Thank you

$20 AUD 在2天之内

5.0

(8条评论)

4.2

@kulwantsingh16

A proposal has not yet been provided

$30 AUD 在2天之内

4.6

(15条评论)

4.2

@dhruva1705

Hi I have 6 years of working experience in functional verification using systemverilog, First would like to understand you requirements. Thanks, Dhruva Relevant Skills and Experience Systemverilog. Proposed Milestones $35 AUD - would like to know about the task first.

$35 AUD 在5天之内