I need help in designing a digital lock on verilog.

grgrbsjejeiekksks gdie8suejjekskhdjkdjdbbdurndvueksnhdienksjdjdhskhdidudhidkwbsuheuehdkoemhdosjks hi skhwksikdikdhd then uebs in eiejhsnsnsjs

Hello there, This is a default bid made. we'll discuss the price later in the chat after reading your project i can do this for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss this further.. Thanks . .

Hi Sir, I have five years of experience in FPGA design. And I have strong skill in Verilog/VHDL coding. I have certification of Xilinx about design methodological. Below are some of the skill that I worked before: - PCIe - DMA - VCU108 kit development. - Carrier Ethernet - Switch, Router, TCP/IP, - FPGA acceleration - Cryptography. - ................ More detail, I can share via my resume. Thanks, Vu