Find Jobs
Hire Freelancers

Verilog Expert for NTT Design Optimization

₹1500-12500 INR

已关闭
已发布18 天前

₹1500-12500 INR

货到付款
I need a talented RTL designer, proficient in Verilog, to carry out an NTT Implementation project focused on dataflow modeling. Key Requirements: - Expertise in Verilog, with a deep understanding and application of dataflow modeling - Prior experience in RTL design and synthesis - The main goal for this task is to achieve optimization of the design using your Verilog expertise - Attention to detail, punctuality, and efficient communication skills are a must This project offers an opportunity to work with an interesting model and explore optimized NTT implementation. Your contribution to this project will be influential in achieving an optimized design.
项目 ID: 38065448

关于此项目

3提案
远程项目
活跃14 天前

想赚点钱吗?

在Freelancer上竞价的好处

设定您的预算和时间范围
为您的工作获得报酬
简要概述您的提案
免费注册和竞标工作
3威客以平均价₹14,000 INR来参与此工作竞价
用户头像
Hi, I can analyze the architecture in PDF, make initial RTL and run Synthesis using Cadence or Synopsys tool.
₹10,000 INR 在10天之内
0.0 (0条评论)
0.0
0.0
用户头像
I have done the project in verilog language and tested it on using vivado lets discuss it over chat AI expert with over a decade of experience in software development. While my profile may not explicitly mention Verilog, rest assured my proficiency in computer science extends beyond the languages I've listed. I have hands-on experience working with various languages and technologies which enables me to quickly learn and adapt, which is an essential trait for a successful digital project like NTT Optimization. Moreover, I am well-versed with dataflow modeling and synthesis - critical skills needed for this project. My deep understanding and implementation of advanced algorithms, be it in machine learning or any other domain can assure you of my ability to optimize your NTT Design as per your requirements. My proficiency in Verilog combined with my familiarity with tools like Vivado makes me an optimal choice for this task.
₹25,000 INR 在7天之内
0.0 (0条评论)
0.0
0.0
用户头像
In my current role as an RTL Design Engineer, I have gained extensive experience in Verilog language and have actively engaged in configuring and integrating the Cortex-M33 with SOC, as well as RTL Design for Debouncer. Additionally, I have been involved in Synthesis and Implementation, where my duties entail identifying and troubleshooting errors, and subsequently creating constraints to address these issues. To achieve this, I utilize tools such as Synplify and Vivado for design synthesis. My responsibilities cover the entire front-end design process, including RTL design, synthesis, and implementation.
₹7,000 INR 在10天之内
0.0 (0条评论)
0.0
0.0

关于客户

INDIA的国旗
Noida, India
0.0
0
付款方式已验证
会员自2月 24, 2024起

客户认证

谢谢!我们已通过电子邮件向您发送了索取免费积分的链接。
发送电子邮件时出现问题。请再试一次。
已注册用户 发布工作总数
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
加载预览
授予地理位置权限。
您的登录会话已过期而且您已经登出,请再次登录。